{"id":194423,"date":"2024-10-19T12:20:14","date_gmt":"2024-10-19T12:20:14","guid":{"rendered":"https:\/\/pdfstandards.shop\/product\/uncategorized\/ieee-iso-iec-8802-32017-amd7-2017\/"},"modified":"2024-10-25T04:51:16","modified_gmt":"2024-10-25T04:51:16","slug":"ieee-iso-iec-8802-32017-amd7-2017","status":"publish","type":"product","link":"https:\/\/pdfstandards.shop\/product\/publishers\/ieee\/ieee-iso-iec-8802-32017-amd7-2017\/","title":{"rendered":"IEEE ISO IEC 8802 3:2017 Amd7 2017"},"content":{"rendered":"

– Active. Protocols, procedures, and managed objects to allow IEEE 802.11 media to provide internal connections within bridged networks, as well as access to bridged networks, are provided in this amendment.<\/p>\n

PDF Catalog<\/h4>\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n
PDF Pages<\/th>\nPDF Title<\/th>\n<\/tr>\n
1<\/td>\nISO\/IEC\/IEEE 8802.3\/Amd 7-2017 <\/td>\n<\/tr>\n
5<\/td>\nTitle page <\/td>\n<\/tr>\n
7<\/td>\nImportant Notices and Disclaimers Concerning IEEE Standards Documents <\/td>\n<\/tr>\n
10<\/td>\nParticipants <\/td>\n<\/tr>\n
13<\/td>\nIntroduction <\/td>\n<\/tr>\n
16<\/td>\nContents <\/td>\n<\/tr>\n
25<\/td>\nImportant Notice <\/td>\n<\/tr>\n
26<\/td>\n1. Introduction
1.1 Overview
1.1.3 Architectural perspectives
1.1.3.2 Compatibility interfaces
1.3 Normative references
1.4 Definitions <\/td>\n<\/tr>\n
28<\/td>\n1.5 Abbreviations <\/td>\n<\/tr>\n
29<\/td>\n4. Media Access Control
4.4 Specific implementations
4.4.2 MAC parameters <\/td>\n<\/tr>\n
30<\/td>\n28. Physical Layer link signaling for Auto-Negotiation on twisted pair
28.3 State diagrams and variable definitions
28.3.1 State diagram variables <\/td>\n<\/tr>\n
31<\/td>\n30. Management
30.3 Layer management for DTEs
30.3.2 PHY device managed object class
30.3.2.1 PHY device attributes
30.3.2.1.2 aPhyType
30.3.2.1.3 aPhyTypeList
30.5 Layer management for medium attachment units (MAUs)
30.5.1 MAU managed object class
30.5.1.1 MAU attributes
30.5.1.1.2 aMAUType
30.5.1.1.4 aMediaAvailable <\/td>\n<\/tr>\n
32<\/td>\n30.5.1.1.24 aLDFastRetrainCount
30.5.1.1.25 aLPFastRetrainCount
30.6 Management for link Auto-Negotiation
30.6.1 Auto-Negotiation managed object class
30.6.1.1 Auto-Negotiation attributes
30.6.1.1.5 aAutoNegLocalTechnologyAbility <\/td>\n<\/tr>\n
33<\/td>\n45. Management Data Input\/Output (MDIO) Interface
45.1 Overview
45.2 MDIO Interface Registers
45.2.1 PMA\/PMD registers
45.2.1.1 PMA\/PMD control 1 register (Register 1.0) <\/td>\n<\/tr>\n
34<\/td>\n45.2.1.1.3 Speed selection (1.0.13, 1.0.6, 1.0.5:2)
45.2.1.4 PMA\/PMD speed ability (Register 1.4)
45.2.1.4.aa 5G capable (1.4.14)
45.2.1.4.ab 2.5G capable (1.4.13) <\/td>\n<\/tr>\n
35<\/td>\n45.2.1.6 PMA\/PMD control 2 register (Register 1.7)
45.2.1.7 PMA\/PMD status 2 register (Register 1.8)
45.2.1.7.4 Transmit fault (1.8.11)
45.2.1.7.5 Receive fault (1.8.10) <\/td>\n<\/tr>\n
36<\/td>\n45.2.1.8 PMD transmit disable register (Register 1.9)
45.2.1.10 PMA\/PMD extended ability register (Register 1.11)
45.2.1.10.aaa 2.5G\/5G extended abilities (1.11.14)
45.2.1.14c 2.5G\/5G PMA\/PMD extended ability register (Register 1.21)
45.2.1.14c.1 5GBASE-T ability (1.21.1) <\/td>\n<\/tr>\n
37<\/td>\n45.2.1.14c.2 2.5GBASE-T ability (1.21.0)
45.2.1.62 MultiGBASE-T status (Register 1.129)
45.2.1.62.1 LP information valid (1.129.0)
45.2.1.64 MultiGBASE-T TX power backoff and PHY short reach setting (Register 1.131)
45.2.1.64.1 MultiGBASE-T TX power backoff settings (1.131.15:10) <\/td>\n<\/tr>\n
38<\/td>\n45.2.1.65 MultiGBASE-T test mode register (Register 1.132)
45.2.1.65.1 Test mode control (1.132.15:13)
45.2.1.65.2 Transmitter test frequencies (1.132.12:10)
45.2.1.74 RX signal power channel A register (Register 1.141)
45.2.1.75 RX signal power channel B register (Register 1.142)
45.2.1.76 RX signal power channel C register (Register 1.143) <\/td>\n<\/tr>\n
39<\/td>\n45.2.1.77 RX signal power channel D register (Register 1.144)
45.2.1.78 MultiGBASE-T skew delay register (Registers 1.145 and 1.146)
45.2.1.79 MultiGBASE-T fast retrain status and control register (Register 1.147)
45.2.1.79.1 LP fast retrain count (1.147.15:11)
45.2.1.79.2 LD fast retrain count (1.147.10:6) <\/td>\n<\/tr>\n
40<\/td>\n45.2.1.79.5 Fast retrain signal type (1.147.2:1)
45.2.1.79.6 Fast retrain enable (1.147.0)
45.2.3 PCS registers
45.2.3.1 PCS control 1 register (Register 3.0)
45.2.3.1.2 Loopback (3.0.14) <\/td>\n<\/tr>\n
41<\/td>\n45.2.3.4 PCS speed ability register (Register 3.4)
45.2.3.4.6 2.5G capable (3.4.6)
45.2.3.4.7 5G Capable (3.4.7) <\/td>\n<\/tr>\n
42<\/td>\n45.2.3.6 PCS control 2 register (Register 3.7)
45.2.3.7 PCS status 2 register (Register 3.8)
45.2.3.7.1a 5GBASE-T capable (3.8.13)
45.2.3.7.1b 2.5GBASE-T capable (3.8.12) <\/td>\n<\/tr>\n
43<\/td>\n45.2.3.9a EEE control and capability 2 register (Register 3.21)
45.2.3.9a.2 5GBASE-T EEE supported (3.21.1)
45.2.3.9a.3 2.5GBASE-T EEE supported (3.21.0)
45.2.3.13 BASE-R and MultiGBASE-T PCS status 1 register (Register 3.32)
45.2.3.13.1 BASE-R and MultiGBASE-T receive link status (3.32.12)
45.2.3.13.4 BASE-R and MultiGBASE-T PCS high BER (3.32.1) <\/td>\n<\/tr>\n
44<\/td>\n45.2.3.13.5 BASE-R and MultiGBASE-T block lock (3.32.0)
45.2.3.14 BASE-R and MultiGBASE-T PCS status 2 register (Register 3.33)
45.2.3.14.3 BER (3.33.13:8)
45.2.3.14.4 Errored blocks (3.33.7:0) <\/td>\n<\/tr>\n
45<\/td>\n45.2.7 Auto-Negotiation registers
45.2.7.10 MultiGBASE-T AN control 1 register (Register 7.32)
45.2.7.10.4ca 5GBASE-T capability (7.32.8)
45.2.7.10.4cb 2.5GBASE-T capability (7.32.7) <\/td>\n<\/tr>\n
46<\/td>\n45.2.7.10.4cc 5GBASE-T Fast retrain ability (7.32.6)
45.2.7.10.4cd 2.5GBASE-T Fast retrain ability (7.32.5)
45.2.7.11 MultiGBASE-T AN status 1 register (Register 7.33)
45.2.7.11.1 MASTER-SLAVE configuration fault (7.33.15) <\/td>\n<\/tr>\n
47<\/td>\n45.2.7.11.2 MASTER-SLAVE configuration resolution (7.33.14)
45.2.7.11.7ba Link partner 5GBASE-T capability (7.33.6)
45.2.7.11.7bb Link partner 2.5GBASE-T capability (7.33.5)
45.2.7.11.7bc 5GBASE-T Fast retrain ability (7.33.4)
45.2.7.11.7bd 2.5GBASE-T Fast retrain ability (7.33.3)
45.2.7.13 EEE advertisement 1 (Register 7.60) <\/td>\n<\/tr>\n
48<\/td>\n45.2.7.14 EEE link partner ability 1 (Register 7.61) <\/td>\n<\/tr>\n
49<\/td>\n45.2.7.14aa EEE advertisement 2 (Register 7.62)
45.2.7.14aa.1 5GBASE-T EEE (7.62.1)
45.2.7.14aa.2 2.5GBASE-T EEE (7.62.0)
45.2.7.14ab EEE link partner ability 2 (Register 7.63) <\/td>\n<\/tr>\n
50<\/td>\n45.2.7.14a MultiGBASE-T AN control 2 (Register 7.64)
45.2.7.14a.a 2.5GBASE-T THP Bypass Request <\/td>\n<\/tr>\n
51<\/td>\n45.2.7.14a.b 5GBASE-T THP Bypass Request
45.2.7.14b MultiGBASE-T AN status 2 (Register 7.65)
45.2.7.14b.a 2.5GBASE-T Link Partner THP Bypass Request
45.2.7.14b.b 5GBASE-T Link Partner THP Bypass Request <\/td>\n<\/tr>\n
52<\/td>\n45.5 Protocol implementation conformance statement (PICS) proforma for Clause 45, Management Data Input\/Output (MDIO) interface
45.5.3 PICS proforma tables for the Management Data Input Output (MDIO) interface
45.5.3.2 PMA\/PMD MMD options
45.5.3.3 PMA\/PMD management functions <\/td>\n<\/tr>\n
53<\/td>\n45.5.3.9 Auto-Negotiation management functions <\/td>\n<\/tr>\n
54<\/td>\n46. Reconciliation Sublayer (RS) and 10 Gigabit Media Independent Interface (XGMII)
46.1 Overview
46.1.1 Summary of major concepts
46.1.2 Application
46.1.3 Rate of operation <\/td>\n<\/tr>\n
55<\/td>\n46.3.1.1 TX_CLK (10 Gb\/s transmit clock)
46.3.2.1 RX_CLK (receive clock)
46.5 XGMII electrical characteristics <\/td>\n<\/tr>\n
56<\/td>\n46.6 Protocol implementation conformance statement (PICS) proforma for Clause 46, Reconciliation Sublayer (RS) and 10 Gigabit Media Independent Interface (XGMII)
46.6.3 PICS proforma Tables for Reconciliation Sublayer and 10 Gigabit Media Independent Interface
46.6.3.1 General
46.6.3.6 XGMII signal functional specifications <\/td>\n<\/tr>\n
57<\/td>\n78. Energy-Efficient Ethernet (EEE)
78.1 Overview
78.1.4 PHY types optionally supporting EEE
78.2 LPI mode timing parameters description
78.3 Capabilities Negotiation <\/td>\n<\/tr>\n
58<\/td>\n78.5 Communication link access latency <\/td>\n<\/tr>\n
59<\/td>\n125. Introduction to 2.5 Gb\/s and 5 Gb\/s networks
125.1 Overview
125.1.1 Scope
125.1.2 Relationship of 2.5 Gigabit and 5 Gigabit Ethernet to the ISO OSI reference model
125.1.3 Nomenclature <\/td>\n<\/tr>\n
60<\/td>\n125.1.4 Physical Layer signaling systems <\/td>\n<\/tr>\n
61<\/td>\n125.2 Summary of 2.5 Gigabit and 5 Gigabit Ethernet sublayers
125.2.1 Reconciliation Sublayer (RS) and Media Independent Interface
125.2.2 Physical Coding Sublayer (PCS)
125.2.3 Physical Medium Attachment sublayer (PMA) <\/td>\n<\/tr>\n
62<\/td>\n125.2.4 Auto-Negotiation, type BASE-T
125.2.5 Management interface (MDIO\/MDC)
125.2.6 Management
125.3 Delay Constraints <\/td>\n<\/tr>\n
63<\/td>\n126. Physical Coding Sublayer (PCS), Physical Medium Attachment (PMA) sublayer, and baseband medium, types 2.5GBASE-T and 5GBASE-T
126.1 Overview
126.1.1 Nomenclature
126.1.2 Relationship of 2.5GBASE-T and 5GBASE-T to other standards <\/td>\n<\/tr>\n
64<\/td>\n126.1.3 Operation of 2.5GBASE-T and 5GBASE-T <\/td>\n<\/tr>\n
68<\/td>\n126.1.3.1 Summary of Physical Coding Sublayer (PCS)
126.1.3.2 Summary of Physical Medium Attachment (PMA) sublayer <\/td>\n<\/tr>\n
69<\/td>\n126.1.3.3 Summary of EEE capability <\/td>\n<\/tr>\n
70<\/td>\n126.1.4 Signaling
126.1.5 Interfaces <\/td>\n<\/tr>\n
71<\/td>\n126.1.6 Conventions in this clause
126.2 2.5GBASE-T and 5GBASE-T service primitives and interfaces
126.2.1 Technology Dependent Interface
126.2.1.1 PMA_LINK.request
126.2.1.1.1 Semantics of the primitive <\/td>\n<\/tr>\n
72<\/td>\n126.2.1.1.2 When generated
126.2.1.1.3 Effect of receipt
126.2.1.2 PMA_LINK.indication
126.2.1.2.1 Semantics of the primitive
126.2.1.2.2 When generated
126.2.1.2.3 Effect of receipt
126.2.2 PMA service interface <\/td>\n<\/tr>\n
74<\/td>\n126.2.2.1 PMA_TXMODE.indication
126.2.2.1.1 Semantics of the primitive
126.2.2.1.2 When generated
126.2.2.1.3 Effect of receipt
126.2.2.2 PMA_CONFIG.indication
126.2.2.2.1 Semantics of the primitive
126.2.2.2.2 When generated <\/td>\n<\/tr>\n
75<\/td>\n126.2.2.2.3 Effect of receipt
126.2.2.3 PMA_UNITDATA.request
126.2.2.3.1 Semantics of the primitive
126.2.2.3.2 When generated
126.2.2.3.3 Effect of receipt
126.2.2.4 PMA_UNITDATA.indication <\/td>\n<\/tr>\n
76<\/td>\n126.2.2.4.1 Semantics of the primitive
126.2.2.4.2 When generated
126.2.2.4.3 Effect of receipt
126.2.2.5 PMA_SCRSTATUS.request
126.2.2.5.1 Semantics of the primitive
126.2.2.5.2 When generated
126.2.2.5.3 Effect of receipt
126.2.2.6 PMA_PCSSTATUS.request
126.2.2.6.1 Semantics of the primitive <\/td>\n<\/tr>\n
77<\/td>\n126.2.2.6.2 When generated
126.2.2.6.3 Effect of receipt
126.2.2.7 PMA_RXSTATUS.indication
126.2.2.7.1 Semantics of the primitive
126.2.2.7.2 When generated
126.2.2.7.3 Effect of receipt
126.2.2.8 PMA_REMRXSTATUS.request
126.2.2.8.1 Semantics of the primitive <\/td>\n<\/tr>\n
78<\/td>\n126.2.2.8.2 When generated
126.2.2.8.3 Effect of receipt
126.2.2.9 PMA_ALERTDETECT.indication
126.2.2.9.1 Semantics of the primitive
126.2.2.9.2 When generated
126.2.2.9.3 Effect of receipt
126.2.2.10 PCS_RX_LPI_STATUS.request
126.2.2.10.1 Semantics of the primitive <\/td>\n<\/tr>\n
79<\/td>\n126.2.2.10.2 When generated
126.2.2.10.3 Effect of receipt
126.2.2.11 PMA_PCSDATAMODE.indication
126.2.2.11.1 Semantics of the primitive
126.2.2.11.2 When generated
126.2.2.11.3 Effect of receipt
126.2.2.12 PMA_FR_ACTIVE.indication
126.2.2.12.1 Semantics of the primitive <\/td>\n<\/tr>\n
80<\/td>\n126.2.2.12.2 When generated
126.2.2.12.3 Effect of receipt
126.3 Physical Coding Sublayer (PCS)
126.3.1 PCS service interface (XGMII)
126.3.2 PCS functions <\/td>\n<\/tr>\n
81<\/td>\n126.3.2.1 PCS Reset function <\/td>\n<\/tr>\n
82<\/td>\n126.3.2.2 PCS Transmit function <\/td>\n<\/tr>\n
83<\/td>\n126.3.2.2.1 Use of blocks
126.3.2.2.2 65B-LDPC transmission code
126.3.2.2.3 Notation conventions
126.3.2.2.4 Transmission order
126.3.2.2.5 Block structure <\/td>\n<\/tr>\n
86<\/td>\n126.3.2.2.6 Control codes
126.3.2.2.7 Ordered sets
126.3.2.2.8 Idle (\/I\/) <\/td>\n<\/tr>\n
88<\/td>\n126.3.2.2.9 LPI (\/LI\/)
126.3.2.2.10 Start (\/S\/)
126.3.2.2.11 Terminate (\/T\/)
126.3.2.2.12 ordered set (\/O\/) <\/td>\n<\/tr>\n
89<\/td>\n126.3.2.2.13 Error (\/E\/)
126.3.2.2.14 Transmit process
126.3.2.2.15 PCS Scrambler
126.3.2.2.16 LDPC framing and LDPC encoder <\/td>\n<\/tr>\n
90<\/td>\n126.3.2.2.17 Substitution for zero-bit fill
126.3.2.2.18 PAM16 bit mapping <\/td>\n<\/tr>\n
91<\/td>\n126.3.2.2.19 EEE capability <\/td>\n<\/tr>\n
92<\/td>\n126.3.2.3 PCS Receive function <\/td>\n<\/tr>\n
93<\/td>\n126.3.2.3.1 Frame and block synchronization <\/td>\n<\/tr>\n
94<\/td>\n126.3.2.3.2 PCS descrambler
126.3.2.3.3 Invalid blocks <\/td>\n<\/tr>\n
95<\/td>\n126.3.3 Test-pattern generators
126.3.4 PMA training side-stream scrambler polynomials <\/td>\n<\/tr>\n
96<\/td>\n126.3.4.1 Generation of bits San, Sbn, Scn, Sdn
126.3.4.2 Generation of 4D symbols TAn, TBn, TCn, TDn <\/td>\n<\/tr>\n
97<\/td>\n126.3.4.3 PMA training mode descrambler polynomials
126.3.5 LPI signaling <\/td>\n<\/tr>\n
98<\/td>\n126.3.5.1 LPI Synchronization <\/td>\n<\/tr>\n
99<\/td>\n126.3.5.2 Quiet period signaling
126.3.5.3 Refresh period signaling
126.3.6 Detailed functions and state diagrams
126.3.6.1 State diagram conventions <\/td>\n<\/tr>\n
100<\/td>\n126.3.6.2 State diagram parameters
126.3.6.2.1 Constants
126.3.6.2.2 Variables <\/td>\n<\/tr>\n
102<\/td>\n126.3.6.2.3 Timers <\/td>\n<\/tr>\n
103<\/td>\n126.3.6.2.4 Functions <\/td>\n<\/tr>\n
104<\/td>\n126.3.6.2.5 Counters <\/td>\n<\/tr>\n
105<\/td>\n126.3.6.3 State diagrams
126.3.7 PCS management
126.3.7.1 Status <\/td>\n<\/tr>\n
106<\/td>\n126.3.7.2 Counters <\/td>\n<\/tr>\n
113<\/td>\n126.3.7.3 Loopback
126.4 Physical Medium Attachment (PMA) sublayer
126.4.1 PMA functional specifications <\/td>\n<\/tr>\n
114<\/td>\n126.4.2 PMA functions
126.4.2.1 PMA Reset function
126.4.2.2 PMA Transmit function
126.4.2.2.1 Alert signal <\/td>\n<\/tr>\n
116<\/td>\n126.4.2.2.2 Link failure signal
126.4.2.3 PMA transmit disable function
126.4.2.3.1 Global PMA transmit disable function
126.4.2.3.2 PMA pair by pair transmit disable function
126.4.2.3.3 PMA MDIO function mapping <\/td>\n<\/tr>\n
117<\/td>\n126.4.2.4 PMA Receive function <\/td>\n<\/tr>\n
118<\/td>\n126.4.2.5 PHY Control function <\/td>\n<\/tr>\n
119<\/td>\n126.4.2.5.1 Infofield notation
126.4.2.5.2 Start of Frame Delimiter
126.4.2.5.3 Current transmitter settings <\/td>\n<\/tr>\n
120<\/td>\n126.4.2.5.4 Next transmitter settings
126.4.2.5.5 Requested transmitter settings
126.4.2.5.6 Message field <\/td>\n<\/tr>\n
121<\/td>\n126.4.2.5.7 SNR_margin <\/td>\n<\/tr>\n
122<\/td>\n126.4.2.5.8 Transition counter
126.4.2.5.9 Coefficient exchange handshake
126.4.2.5.10 Ability fields
126.4.2.5.11 Reserved fields
126.4.2.5.12 Vendor-specific field <\/td>\n<\/tr>\n
123<\/td>\n126.4.2.5.13 Coefficient field
126.4.2.5.14 CRC16
126.4.2.5.15 Startup sequence <\/td>\n<\/tr>\n
126<\/td>\n126.4.2.5.16 Fast retrain function <\/td>\n<\/tr>\n
127<\/td>\n126.4.2.6 Link Monitor function
126.4.2.7 Refresh Monitor function
126.4.2.8 Clock Recovery function
126.4.3 MDI
126.4.3.1 MDI signals transmitted by the PHY <\/td>\n<\/tr>\n
129<\/td>\n126.4.3.2 Signals received at the MDI
126.4.4 Automatic MDI\/MDI-X configuration <\/td>\n<\/tr>\n
130<\/td>\n126.4.5 State variables
126.4.5.1 State diagram variables <\/td>\n<\/tr>\n
133<\/td>\n126.4.5.2 Timers <\/td>\n<\/tr>\n
134<\/td>\n126.4.5.3 Functions
126.4.5.4 Counters <\/td>\n<\/tr>\n
135<\/td>\n126.4.6 State diagrams
126.4.6.1 PHY Control state diagram <\/td>\n<\/tr>\n
136<\/td>\n126.4.6.2 Transition counter state diagrams <\/td>\n<\/tr>\n
138<\/td>\n126.4.6.3 Link Monitor state diagram <\/td>\n<\/tr>\n
139<\/td>\n126.4.6.4 EEE Refresh monitor state diagram <\/td>\n<\/tr>\n
140<\/td>\n126.4.6.5 Fast retrain state diagram
126.5 PMA electrical specifications
126.5.1 Isolation requirement
126.5.2 Test modes <\/td>\n<\/tr>\n
143<\/td>\n126.5.2.1 Test fixtures <\/td>\n<\/tr>\n
144<\/td>\n126.5.3 Transmitter electrical specifications
126.5.3.1 Maximum output droop <\/td>\n<\/tr>\n
145<\/td>\n126.5.3.2 Transmitter nonlinear distortion
126.5.3.3 Transmitter timing jitter <\/td>\n<\/tr>\n
146<\/td>\n126.5.3.4 Transmitter power spectral density (PSD) and power level <\/td>\n<\/tr>\n
147<\/td>\n126.5.3.5 Transmit clock frequency
126.5.4 Receiver electrical specifications
126.5.4.1 Receiver differential input signals
126.5.4.2 Receiver frequency tolerance <\/td>\n<\/tr>\n
148<\/td>\n126.5.4.3 Rejection of External EM Fields
126.5.4.4 Alien crosstalk noise rejection <\/td>\n<\/tr>\n
149<\/td>\n126.6 Management interfaces
126.6.1 Support for Auto-Negotiation
126.6.1.1 2.5GBASE-T and 5GBASE-T use of registers during Auto-Negotiation <\/td>\n<\/tr>\n
150<\/td>\n126.6.1.2 2.5GBASE-T and 5GBASE-T Auto-Negotiation page use <\/td>\n<\/tr>\n
152<\/td>\n126.6.1.3 Sending Next Pages
126.6.2 MASTER-SLAVE configuration resolution <\/td>\n<\/tr>\n
154<\/td>\n126.7 Link segment characteristics <\/td>\n<\/tr>\n
155<\/td>\n126.7.1 Cabling system characteristics
126.7.2 Link segment transmission parameters <\/td>\n<\/tr>\n
156<\/td>\n126.7.2.1 Insertion loss
126.7.2.2 Differential characteristic impedance
126.7.2.3 Return loss <\/td>\n<\/tr>\n
157<\/td>\n126.7.2.4 Coupling parameters between duplex channels comprising one link segment
126.7.2.4.1 Differential near-end crosstalk
126.7.2.4.2 Multiple disturber near-end crosstalk (MDNEXT) loss <\/td>\n<\/tr>\n
158<\/td>\n126.7.2.4.3 Multiple disturber power sum near-end crosstalk (PSNEXT) loss
126.7.2.4.4 Attenuation to crosstalk ratio, far-end (ACRF) <\/td>\n<\/tr>\n
159<\/td>\n126.7.2.4.5 Multiple disturber attenuation to crosstalk ratio, far-end (MDACRF) <\/td>\n<\/tr>\n
160<\/td>\n126.7.2.4.6 Multiple disturber power sum attenuation to crosstalk ratio, far-end (PS ACRF)
126.7.2.5 Maximum link delay
126.7.2.6 Link delay skew
126.7.3 Coupling parameters between link segments
126.7.3.1 Alien crosstalk limited signal-to-noise ratio criteria <\/td>\n<\/tr>\n
166<\/td>\n126.8 MDI specification
126.8.1 MDI connectors <\/td>\n<\/tr>\n
167<\/td>\n126.8.2 MDI electrical specifications
126.8.2.1 MDI FEXT
126.8.2.2 MDI return loss
126.8.2.3 MDI impedance balance <\/td>\n<\/tr>\n
168<\/td>\n126.8.2.4 MDI fault tolerance
126.9 Environmental specifications
126.9.1 General safety <\/td>\n<\/tr>\n
169<\/td>\n126.9.2 Network safety
126.9.3 Installation and maintenance guidelines
126.9.4 Telephone voltages
126.9.5 Electromagnetic compatibility <\/td>\n<\/tr>\n
170<\/td>\n126.9.6 Temperature and humidity
126.10 PHY labeling
126.11 Delay constraints <\/td>\n<\/tr>\n
171<\/td>\n126.12 Protocol implementation conformance statement (PICS) proforma for Clause 126\u2014Physical Coding Sublayer (PCS), Physical Medium Attachment (PMA) sublayer, and baseband medium, types 2.5GBASE-T and 5GBASE-T
126.12.1 Identification
126.12.1.1 Implementation identification
126.12.1.2 Protocol summary <\/td>\n<\/tr>\n
172<\/td>\n126.12.2 Major capabilities\/options
126.12.3 Physical Coding Sublayer (PCS)
126.12.3.1 PCS Transmit functions <\/td>\n<\/tr>\n
174<\/td>\n126.12.3.2 PCS Receive functions
126.12.3.3 Other PCS functions
126.12.4 Physical Medium Attachment (PMA) <\/td>\n<\/tr>\n
177<\/td>\n126.12.5 PMA Electrical Specifications <\/td>\n<\/tr>\n
179<\/td>\n126.12.6 PMA Management Interface <\/td>\n<\/tr>\n
180<\/td>\n126.12.7 Characteristics of the link segment
126.12.8 MDI requirements <\/td>\n<\/tr>\n
181<\/td>\n126.12.9 General safety and environmental requirements
126.12.10 Timing requirements <\/td>\n<\/tr>\n
182<\/td>\nAnnex 28B
IEEE 802.3 Selector Base Page definition
28B.3 Priority resolution <\/td>\n<\/tr>\n
183<\/td>\nAnnex 28C
Next Page Message Code field definitions
28C.11 Message code 9\u2014MultiGBASE-T and 1000BASE-T technology message code <\/td>\n<\/tr>\n
184<\/td>\nAnnex 28D
Description of extensions to Clause 28 and associated annexes
28D.9 Extensions required for Clause 126 (2.5G\/5GBASE-T) <\/td>\n<\/tr>\n
185<\/td>\nAnnex 31B
MAC Control PAUSE operation
31B.3 Detailed specification of PAUSE operation
31B.3.7 Timing considerations for PAUSE operation <\/td>\n<\/tr>\n
186<\/td>\n31B.4 Protocol implementation conformance statement (PICS) proforma for MAC Control PAUSE operation
31B.4.3 Major capabilities\/options <\/td>\n<\/tr>\n
187<\/td>\n31B.4.6 PAUSE command MAC timing considerations <\/td>\n<\/tr>\n
188<\/td>\nBack Cover <\/td>\n<\/tr>\n<\/table>\n","protected":false},"excerpt":{"rendered":"

ISO\/IEC\/IEEE International Standard-Information technology–Telecommunications and information exchange between systems–Local and metropolitan area networks–Specific requirements-Part 3: Standard for Ethernet Amendment 7: Media Access Control Parameters, Physical Layers, and Management Parameters for 2.5 Gb\/s and 5 Gb\/s Operation, Types 2.5GBASE-T and 5GBASE-T<\/b><\/p>\n\n\n\n\n
Published By<\/td>\nPublication Date<\/td>\nNumber of Pages<\/td>\n<\/tr>\n
IEEE<\/b><\/a><\/td>\n2018<\/td>\n188<\/td>\n<\/tr>\n<\/tbody>\n<\/table>\n","protected":false},"featured_media":194425,"template":"","meta":{"rank_math_lock_modified_date":false,"ep_exclude_from_search":false},"product_cat":[2644],"product_tag":[],"class_list":{"0":"post-194423","1":"product","2":"type-product","3":"status-publish","4":"has-post-thumbnail","6":"product_cat-ieee","8":"first","9":"instock","10":"sold-individually","11":"shipping-taxable","12":"purchasable","13":"product-type-simple"},"_links":{"self":[{"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/product\/194423","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/product"}],"about":[{"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/types\/product"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/media\/194425"}],"wp:attachment":[{"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/media?parent=194423"}],"wp:term":[{"taxonomy":"product_cat","embeddable":true,"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/product_cat?post=194423"},{"taxonomy":"product_tag","embeddable":true,"href":"https:\/\/pdfstandards.shop\/wp-json\/wp\/v2\/product_tag?post=194423"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}